

February 1994 Revised October 2003

74LVXC4245

8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs

General Description

The LVXC4245 is a 24-pin dual-supply, 8-bit configurable voltage interface transceiver suited for PCMCIA and other real time configurable I/O applications. The $V_{\rm CCA}$ pin accepts a 5V supply level. The "A" Port is a dedicated 5V port. The $V_{\rm CCB}$ pin accepts a 3V-to-5V supply level. The "B" Port is configured to track the $V_{\rm CCB}$ supply level respectively. A 5V level on the $V_{\rm CC}$ pin will configure the I/O pins at a 5V level and a 3V $V_{\rm CC}$ will configure the I/O pins at a 3V level. This device will allow the $V_{\rm CCB}$ voltage source pin and I/O pins on the "B" Port to float when $\overline{\rm OE}$ is HIGH. This feature is necessary to buffer data to and from a PCMCIA socket that permits PCMCIA cards to be inserted and removed during normal operation.

Features


- Bidirectional interface between 5V and 3V-to-5V buses
- Control inputs compatible with TTL level
- Outputs source/sink up to 24 mA
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Implements patented EMI reduction circuitry
- Flexible V_{CCB} operating range
- Allows B Port and V_{CCB} to float simultaneously when OE is HIGH
- Functionally compatible with the 74 series 245

Ordering Code:

Order Number	Package Number	Package Description
74LVXC4245WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVXC4245QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
74LVXC4245MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌE	Output Enable Input
T/R	Transmit/Receive Input
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs

Connection Diagram




Truth Table

Inp	outs	Outputs
ŌĒ	T/R	
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	X	HIGH-Z State

- H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Logic Diagram



Absolute Maximum Ratings(Note 1)

DC Input/Output Voltage (V_{I/O})

DC Input Diode Current (I_{IK})

 $@ \ \overline{\rm OE}, \, {\rm T/R} \\ {\rm DC \ Output \ Diode \ Current \ } ({\rm I}_{\rm OK}) \\ \pm 50 \ {\rm mA} \\$

DC Output Source or

Sink Current (I_O) $\pm 50 \text{ mA}$

 $DC \ V_{CC} \ or \ Ground \ Current$

 $\begin{array}{ll} \mbox{Per Output Pin (I_{CC} \ or \ I_{GND})} & \pm 50 \ \mbox{mA} \\ \mbox{and Max Current} & \pm 200 \ \mbox{mA} \end{array}$

-65°C to +150°C

Storage Temperature Range (T_{STG})

DC Latch-Up Source or

Sink Current $\pm 300 \text{ mA}$

Recommended Operating Conditions (Note 2)

Supply Voltage V_{CCA} 4.5V to 5.5V V_{CCB} 2.7V to 5.5V

 V_{CCB} 2.7V to 5.5V Input Voltage (V_I) @ \overline{OE} , T/ \overline{R} 0V to V_{CCA}

Input/Output Voltage (V_{I/O})

Free Air Operating Temperature (T_A) $-40^{\circ}C$ to $+85^{\circ}C$ Minimum Input Edge Rate ($\Delta V/\Delta t$) 8 ns/V

 $\rm V_{IN}$ from 30% to 70% of $\rm V_{CC}$

V_{CC} @ 3V, 4.5V, 5.5V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The A Port unused pins (inputs and I/O's) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter		V _{CCA}	V _{CCB}	T _A = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol			(V)	(V)	Тур	Gua	aranteed Limits	Ullits	Conditions
V _{IHA}	Minimum HIGH Level	An	4.5	2.7		2.0	2.0		$V_{OUT} \le 0.1V$
	Input Voltage	OE	4.5	3.6		2.0	2.0		or
		T/R	5.5	5.5		2.0	2.0	V	\geq V _{CC} $-$ 0.1V
V _{IHB}		B _n	4.5	2.7		2.0	2.0	V	
			4.5	3.6		2.0	2.0		
			4.5	5.5		3.85	3.85		
V _{ILA}	Maximum LOW Level	A _n	4.5	2.7		0.8	0.8		V _{OUT} ≤ 0.1V
	Input Voltage	OE	4.5	3.6		0.8	0.8		or
		T/R	5.5	5.5		8.0	0.8	V	\geq V _{CC} -0.1 V
V _{ILB}		B _n	4.5	2.7		0.8	0.8	V	
			4.5	3.6		0.8	0.8		
			4.5	5.5		1.65	1.65		
V _{OHA}	Minimum HIGH Level		4.5	3.0	4.49	4.4	4.4	V	$I_{OUT} = -100 \mu A$
	Output Voltage		4.5	3.0	4.25	3.86	3.76	ľ	$I_{OH} = -24 \text{ mA}$
V _{OHB}	1		4.5	3.0	2.99	2.9	2.9		$I_{OUT} = -100 \mu A$
			4.5	3.0	2.85	2.56	2.46		$I_{OH} = -12 \text{ mA}$
			4.5	3.0	2.65	2.35	2.25	V	$I_{OH} = -24 \text{ mA}$
			4.5	2.7	2.5	2.3	2.2	V	$I_{OH} = -12 \text{ mA}$
			4.5	2.7	2.3	2.1	2.0		$I_{OH} = -24 \text{ mA}$
			4.5	4.5	4.25	3.86	3.76		$I_{OH} = -24 \text{ mA}$
V _{OLA}	Maximum LOW Level		4.5	3.0	0.002	0.1	0.1	V	$I_{OUT} = 100 \mu A$
	Output Voltage		4.5	3.0	0.21	0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
V _{OLB}	1		4.5	3.0	0.002	0.1	0.1		$I_{OUT} = 100 \mu A$
			4.5	3.0	0.21	0.36	0.44		$I_{OL} = 24 \text{ mA}$
			4.5	2.7	0.11	0.36	0.44	V	$I_{OL} = 12 \text{ mA}$
			4.5	2.7	0.22	0.42	0.5		$I_{OL} = 24 \text{ mA}$
			4.5	4.5	0.18	0.36	0.44		$I_{OL} = 24 \text{ mA}$
I _{IN}	Maximum Input								$V_I = V_{CCA}$, GND
	Leakage Current @		5.5	3.6		±0.1	±1.0	μΑ	
	ŌĒ, T/R		5.5	5.5		±0.1	±1.0		

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CCA}	V _{CCB} (V)	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Syllibol	raiailletei	(V)		Тур	Guaranteed Limits		Units		
I _{OZA}	Maximum 3-STATE	5.5	3.6		±0.5	±5.0		$V_I = V_{IL}, V_{IH}, \overline{OE} = V_{CCA}$	
	Output Leakage @ A _n	5.5	5.5		±0.5	±5.0	μА	$V_O = V_{CCA}$, GND	
I _{OZB}	Maximum 3-STATE	5.5	3.6		±0.5	±5.0		$V_I = V_{IL}, V_{IH}, \overline{OE} = V_{CCA}$	
	Output Leakage @ B _n	5.5	5.5		±0.5	±5.0	μΑ	$V_O = V_{CCB}$, GND	
ΔI_{CC}	Maximum All Inputs	5.5	5.5	1.0	1.35	1.5	mA	$V_{I} = V_{CC} - 2.1V$	
	I _{CC} /Input B _n	5.5	3.6		0.35	0.5	mA	$V_I = V_{CCB} - 0.6V$	
I _{CCA1}	Quiescent V _{CCA} Supply Current as B Port Floats	5.5	Open		8	80	μА	$\begin{aligned} &A_n = V_{CCA} \text{ or GND} \\ &B_n = \text{Open, } \overline{\text{OE}} = V_{CCA} \\ &T/\overline{R} = V_{CCA}, \ V_{CCB} = \\ &\text{Open} \end{aligned}$	
I _{CCA2}	Quiescent V _{CCA} Supply Current	5.5 5.5	3.6 5.5		8	80 80	μА	$\begin{aligned} &A_n = V_{CCA} \text{ or GND} \\ &B_n = V_{CCB} \text{ or GND} \\ &\overline{OE} = \text{GND}, \text{ T/R} = \text{GND} \end{aligned}$	
Іссв	Quiescent V _{CCB} Supply Current	5.5 5.5	3.6 5.5		5 8	50 80	μА	$\begin{aligned} &A_n = V_{CCA} \text{ or GND} \\ &B_n = V_{CCB} \text{ or GND} \\ &\overline{OE} = \text{GND, T/R} = V_{CCA} \end{aligned}$	
V _{OLPA}	Quiet Output Maximum Dynamic	5.0 5.0	3.3 5.0		1.5 1.5		٧	(Note 3) (Note 4)	
V _{OLPB}	V _{OL}	5.0 5.0	3.3 5.0		0.8 1.5		٧	(Note 3) (Note 4)	
V _{OLVA}	Quiet Output Minimum Dynamic V _{OL}	5.0 5.0	3.3 5.0		-1.2 -1.2		٧	(Note 3) (Note 4)	
V _{OLVB}		5.0 5.0	3.3 5.0		-0.8 -1.2		٧	(Note 3) (Note 4)	
V _{IHDA}	Minimum HIGH Level Dynamic Input	5.0 5.0	3.3 5.0		2.0 2.0		٧	(Note 3) (Note 5)	
V_{IHDB}	Voltage	5.0 5.0	3.3 5.0		2.0 3.5		٧	(Note 3) (Note 5)	
V _{ILDA}	Maximum LOW Level Dynamic Input	5.0 5.0	3.3 5.0		0.8		٧	(Note 3) (Note 5)	
V _{ILDB}	Voltage	5.0 5.0	3.3 5.0		0.8 1.5		٧	(Note 3) (Note 5)	

Note 3: Worst case package.

Note 4: Max number of outputs defined as (n). Data inputs are driven 0V to V_{CC} level; one output at GND.

Note 5: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to V_{CC} level. Input-under-test switching: V_{CC} level to threshold (V_{IHD}), 0V to threshold (V_{ILD}), f = 1 MHz.

AC Electrical Characteristics

	Parameter	$C_L = 50 \text{ pF}$ $V_{CCA} = 4.5 \text{V to } 5.5 \text{V}$ $V_{CCB} = 4.5 \text{V to } 5.5 \text{V}$										
Symbol								V _{CC}	B = 2.7V to	o 3.6V		Units
Symbol		T _A = +25°C		;	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		T _A = +25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units
		Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	
			(Note 6)					(Note 7)				
t _{PHL}	Propagation	1.0	4.9	6.5	1.0	7.0	1.0	5.5	7.5	1.0	8.0	ns
t _{PLH}	Delay A to B	1.0	4.0	5.5	1.0	6.0	1.0	5.0	7.0	1.0	7.5	
t _{PHL}	Propagation	1.0	4.7	6.5	1.0	7.0	1.0	5.6	7.5	1.0	8.0	ns
t_{PLH}	Delay B to A	1.0	3.9	5.0	1.0	5.5	1.0	4.3	6.0	1.0	6.5	115
t _{PZL}	Output Enable	1.0	5.6	7.5	1.0	8.0	1.0	6.7	9.0	1.0	10.0	ns
t_{PZH}	Time OE to B	1.0	5.7	7.5	1.0	8.0	1.0	6.9	9.5	1.0	10.0	115
t _{PZL}	Output Enable	1.0	7.4	9.0	1.0	10.0	1.0	8.0	10.0	1.0	11.0	ns
t _{PZH}	Time OE to A	1.0	6.1	7.5	1.0	8.5	1.0	6.3	8.0	1.0	8.5	113
t _{PHZ}	Output Disable	1.0	4.8	7.0	1.0	7.5	1.0	6.0	9.0	1.0	9.5	ns
t_{PLZ}	Time OE to B	1.0	3.8	5.5	1.0	6.0	1.0	4.2	6.5	1.0	7.0	115
t _{PHZ}	Output Disable	1.0	3.4	5.5	1.0	6.0	1.0	3.4	5.5	1.0	6.0	ns
t_{PLZ}	Time OE to A	1.0	2.9	4.5	1.0	5.0	1.0	2.9	5.0	1.0	5.5	riS
toshl	Output to Output											
toslh	Skew (Note 8)		1.0	1.5		1.5		1.0	1.5		1.5	ns
	Data to Output											

Note 6: Typical values at $V_{CCA} = 5V$, $V_{CCB} = 5V$ @ $25^{\circ}C$.

Note 7: Typical values at V_{CCA} = 5V, V_{CCB} = 3.3V @25°C.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter		Тур	Units	Conditions
C _{IN}	Input Capacitance			pF	V _{CC} = Open
C _{I/O}	Input/Output Capacitance			pF	$V_{CCA} = 5V$, $V_{CCB} = 3.3V$
C _{PD}	Power Dissipation Capacitance	A→B	45	pF	V _{CCA} = 5V
	(Note 9)	B→A	50	pF	V _{CCB} = 3.3V

Note 9: C_{PD} is measured at 10 MHz.

Power Up Considerations

To insure the system does not experience unnecessary $I_{\rm CC}$ current draw, bus contention, or oscillations during power up, the following guidelines should be adhered to (refer to Table 1):

- Power up the control side of the device first. This is the $\ensuremath{V_{\text{CCA}}}.$
- OE should ramp with or ahead of V_{CCA}. This will help guard against bus contention.
- The Transmit/Receive control pin (T/R) should ramp with V_{CCA}, this will ensure that the A Port data pins are con-

figured as inputs. With V_{CCA} receiving power first, the A I/O Port should be configured as inputs to help guard against bus contention and oscillations.

A side data inputs should be driven to a valid logic level.
 This will prevent excessive current draw.

The above steps will ensure that no bus contention or oscillations, and therefore no excessive current draw occurs during the power up cycling of these devices. These steps will help prevent possible damage to the translator devices and potential damage to other system components.


TABLE 1. Low Voltage Translator Power Up Sequencing Table

Device Type	V _{CCA}	V _{CCB}	T/R	ŌĒ	A Side I/O	B Side I/O	Floatable Pin Allowed
74LVXC4245	5V	2.7V to 5.5V	ramp	ramp	logic	outputs	yes, V _{CCB} and B
74LVXC4245	(power up 1st)	configurable	with V _{CCA}	with V _{CCA}	0V or V _{CCA}	outputs	I/O's w/ OE HIGH

Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.

Configurable I/O Application for PCMCIA Cards


Block Diagram




The LVXC4245 is a 24-pin dual supply device well suited for PCMCIA configurable I/O applications. Ideal for low power notebook designs, the LVXC4245 consumes less than 1 mW of quiescent power in all modes of operation. The LVXC4245 meets all PCMCIA I/O voltage requirements at 5V and 3.3V operation. By tying $\rm V_{CCB}$ of the LVXC4245 to the card voltage supply, the PCMCIA card

will always experience rail to rail output swings, maximizing the reliability of the interface.

The V_{CCA} pin on the LVXC4245 must always be tied to a 5V power supply. This voltage connection provides internal references needed to account for variations in V_{CCB} . When connected as in the block diagram above, the LVXC4245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).





24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor:

74LVXC4245MTCX 74LVXC4245QSCX 74LVXC4245MTC 74LVXC4245QSC